

Copyright © 2001 José María Nadal Serrano.
Permission is granted to copy, distribute

o con n / n o c on

n . **C** . **on** . **O** . \

2.1 A word on Cyclic Redundancy Codes

As it is easily imaginable, we all would like to have no errors when transmitting data over
GlossaryData246m0392863T43dm3w05TnwyAjl8603335 0 273(the)Tj 193907 0 T63(General)pr5422 0 T299wlic

n nC n


3.1 The algorithm


There are several

but I didn't realize of this "bug" in these early stages of the design). Anyway this is a good register lenght, since it provides us with a good clock speed reduction

$$\phi_1$$

$$\phi_2$$






A L C O O . . . n . o

A.1 Files dependency tree

Different files and different levels in the hierarchy have been used in the description of the CRC generator for the sake of clearness.

The structure is graphically represented in figure 15



```
library IEEE;
use IEEE.std_l gic_1164.all;
F
```

```
begin -- behavior

  -- purpose: Pipelining register activated by phi
  -- type   : sequential
  -- inputs : phi, reset, input (16 bits)
  -- outputs: output (16 bits)
  p_input_phi_register: process(phi, reset)
    begin -- process p_input_phi_register
      if reset = '0' then                      -- asynchronous reset (active low)
        output <= (others => '0');
      elsif rising_edge(phi) and reset = '
```


A.2 VHDL


```
end gf_phi
```



```
end gf_x r_mx;  
architecture behavi r f gf_x r_mx is  
begin -- behavi r  
p_<del>gf_x r_mx:
```

```
    utput_wip : ut_std_lmic_vect r(61 d wnt 0));  
end gf_x r_6x;  
  
a r_
```


A.2.5 gf_multiplier

```
component gf_phi1_register
port (
    reset      : in  std_logic;                      -- #RESET
```

```
input_fcs : in
```



```
    input_wip  => btwRx_9, input_fcs  => btwRx_9,
```

A.2.6 big_xor.vhd

```
=====
-- File      : big_x_r.vhd
-- Author   : U s e María Nadal
-- Date     : Mar, 2001
-- Description: Defines the output stage

-- © pyright (©) 2001 U s e María Nadal <chematisc@uts-es. rg>
-- This program is free software; you can redistribute it and/or
-- --
```

```
elsif phi#>event and phi#> = '1' then -- rising cl ck edge
    utput(15 d wnt 0) <= utput_x r(15 d wnt 0);
    utput(61 d wnt 16) <= fcs_input(15 d wnt 0);
end if;
end process p_big_x r_register;

p_big_x r_c mbin
```

ti a


```
phi# => phi#, input  => input,
        utput => wait_intermediate);  
  
gf_multiplier_1 : gf_multiplier p rt map (reset => reset_intermediate,
```

```
library IEEE;
use I
```

```
begin -- process p_input
  if phi1'event and phi1='1' then
    if
```



```
    wait;
end process p_reset;

p_input: process (phi)
  variable input_file : bit_vect r(61 downto 0);
  variable line : line;
begin -- process p_input
  if phi'event
```

```
-- # pyright (█) █001
```

```

-- Imp rtant: These parameters have been calculated f r a 500MHz
-- relative cl ck -1 ns per stage-
p_phi1: pr cess
begin -- pr cess p_phi1
    phi1 = '1', '0' after 1.1 ns;
    wait f r 4.1 ns;
end pr cess p_phi1;

p_phi2: pr cess
begin -- pr cess p_phi2
    phi2 = '1', '0' after 0.5 ns, '1' after      R
                    W
                    R
                    4.1 ns;
    end pr cess y y ; b c w y c n‡ wb , w
begin -phi1t=phi2t=1if eb1=1&eb2=1&ef putin w yes if w y f dy by lby

```

```
big_x r_1 : big_x r p rt map (phiI => phiI, reset => reset, gI_f_input => gI_f_input,
                                 input_input => input_input, fcs_input => fcs_input,
                                 utput => utput);

end structural;

configuration cfg_;
```

```
reset    : in      std_l gic;
input     : in      std_l gic_vect r(15 d wnt  0);
fcs_ ut  : ut std_l gic_vect r(61 d wnt  0));
end c mp nent;

signal phi1, phi2, reset : std_l gic;
signal input              : std_l gic_vect r(15 d wnt  0);
signal fcs_ ut            : std_l gic_vect r(61 d wnt  0);

-- We a
```

```
    end if;
end process p_ uput;

WR_1 : WR_ _t          y      , w y   f          e p w y   _t
```

B . . n . . c

B.1 Interfaces of the different

L c n o _ _ _ o

C.1 GNU GENERAL PUBLIC LICENSE

Version

1. You may copy and distribute verbatim copies of the Program's source code as you receive it, in any

designated place, then offering equivalent access to copy the source code from the same place counts as distribution of the source code, even though third parties are not compelled to copy

prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for

may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.

- In any section entitled “Acknowledgements” or “Dedications”, preserve the section’s title, and preserve in the section all the

C.2.8 Aggreg

