© 2001 Xilinx, Inc. All rights reserved. All Xilinx tradx, Itdirtedgre.a.dirts.6(e)4, p6, Itdrde All.6(d)6n6, It.dgcl.6(d)6im8(e)4.6, Itared17.2(r)55.5( )-1.8(g)-s1.5595(t)2id.r

Virtex

C

T_J

© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed a

			user inpu sequence is in
INIT	No	Bidirectional (Open-drain)	When Low, indicates tha pin becomes a user I/O